EXPRESS MAIL NO.: EL673971572US

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Present Application:

Applicants

: Daniel B. Penney and Steven So

Attorney Docket No.: 500794.01

Filed

: Concurrently herewith

Title

: BURST COUNTER CONTROLLER AND METHOD IN A MEMORY DEVICE

OPERABLE IN A 2-BIT PREFETCH MODE

PRELIMINARY AMENDMENT

Box Patent Application Commissioner of Patents Washington, D.C. 20231

Sir:

Please amend the above-identified application as follows:

In the Claims:

Please amend claims 32-34 as follows:

31. A method of controlling a bust counter for a memory device operable in a 2-bit prefetch mode, the method comprising:

in a serial operating mode, controlling the count direction of the bust counter responsive to the state of the least significant bit ("LSB") of a starting column address; and

in an interleave operating mode, controlling the count direction of the bust counter responsive to the state of the next to least significant bit ("NLSB") of the starting column address.

The method of claim 31 wherein the act of controlling the count direction 32. of the bust counter responsive to the LSB in the serial operating mode comprises:

ill. in. Harri Harri Harrier Hand Į li į. į. draft fills fills from the first first from the first from the first first that the

incrementing a column address from the starting column address when the LSB is a logic "0"; and

decrementing a column address from the starting column address when the LSB is a logic "1".

33. The method of claim 31 wherein the act of controlling the count direction of the bust counter responsive to the NLSB in the interleave operating mode comprises:

incrementing a column address from the starting column address when the NLSB is a logic "0"; and

decrementing a column address from the starting column address when the NLSB is a logic "1".

REMARKS

Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "Version with Markings to Show Changes Made".

All of the claims remaining in the application are now clearly allowable. Favorable consideration and a Notice of Allowance are earnestly solicited.

Respectfully submitted,

DORSEY & WHITNEY LLP

Edward W. Bulchis Registration No. 26,847

EWB:dms

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101-4010 (206) 903-8800 (telephone) (206) 903-8820 (fax)

VERSION WITH MARKINGS TO SHOW CHANGES MADE

31 [32]. A method of controlling a bust counter for a memory device operable in a 2-bit prefetch mode, the method comprising:

in a serial operating mode, controlling the count direction of the bust counter responsive to the state of the least significant bit ("LSB") of a starting column address; and

in an interleave operating mode, controlling the count direction of the bust counter responsive to the state of the next to least significant bit ("NLSB") of the starting column address.

32 [33]. The method of claim 31[32] wherein the act of controlling the count direction of the bust counter responsive to the LSB in the serial operating mode comprises:

incrementing a column address from the starting column address when the LSB is a logic "0"; and

decrementing a column address from the starting column address when the LSB is a logic "1".

33 [34]. The method of claim 31[32] wherein the act of controlling the count direction of the bust counter responsive to the NLSB in the interleave operating mode comprises:

incrementing a column address from the starting column address when the NLSB is a logic "0"; and

decrementing a column address from the starting column address when the NLSB is a logic "1".